diff options
| author | Chao-ying Fu <Chao-ying.Fu@imgtec.com> | 2005-09-06 18:42:58 +0000 |
|---|---|---|
| committer | Chao-ying Fu <Chao-ying.Fu@imgtec.com> | 2005-09-06 18:42:58 +0000 |
| commit | 5843726e51e0cc7463e6c271febe5b40025b9b6e (patch) | |
| tree | 44d31dde70b1bad5bf8df6f3a556b5d7b4482d4a /include | |
| parent | a743e3b94089a13f47b3294e91027cecbf29fe0f (diff) | |
| download | cygnal-5843726e51e0cc7463e6c271febe5b40025b9b6e.tar.gz cygnal-5843726e51e0cc7463e6c271febe5b40025b9b6e.tar.bz2 cygnal-5843726e51e0cc7463e6c271febe5b40025b9b6e.zip | |
* mips.h (OP_SH_MT_U, OP_MASK_MT_U, OP_SH_MT_H, OP_MASK_MT_H,
OP_SH_MTACC_T, OP_MASK_MTACC_T, OP_SH_MTACC_D, OP_MASK_MTACC_D): New
define.
Document !, $, *, &, g, +t, +T operand formats for MT instructions.
(INSN_ASE_MASK): Update to include INSN_MT.
(INSN_MT): New define for MT ASE.
Diffstat (limited to 'include')
| -rw-r--r-- | include/opcode/ChangeLog | 10 | ||||
| -rw-r--r-- | include/opcode/mips.h | 30 |
2 files changed, 36 insertions, 4 deletions
diff --git a/include/opcode/ChangeLog b/include/opcode/ChangeLog index 8226cb900..977da5885 100644 --- a/include/opcode/ChangeLog +++ b/include/opcode/ChangeLog @@ -1,3 +1,13 @@ +include/opcode/ChangeLog +2005-09-06 Chao-ying Fu <fu@mips.com> + + * mips.h (OP_SH_MT_U, OP_MASK_MT_U, OP_SH_MT_H, OP_MASK_MT_H, + OP_SH_MTACC_T, OP_MASK_MTACC_T, OP_SH_MTACC_D, OP_MASK_MTACC_D): New + define. + Document !, $, *, &, g, +t, +T operand formats for MT instructions. + (INSN_ASE_MASK): Update to include INSN_MT. + (INSN_MT): New define for MT ASE. + 2005-08-25 Chao-ying Fu <fu@mips.com> * mips.h (OP_SH_DSPACC, OP_MASK_DSPACC, OP_SH_DSPACC_S, diff --git a/include/opcode/mips.h b/include/opcode/mips.h index 6267f82f9..e46ba2c09 100644 --- a/include/opcode/mips.h +++ b/include/opcode/mips.h @@ -170,6 +170,16 @@ Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, US #define OP_SH_RDDSP 16 #define OP_MASK_RDDSP 0x3f +/* MIPS MT ASE */ +#define OP_SH_MT_U 5 +#define OP_MASK_MT_U 0x1 +#define OP_SH_MT_H 4 +#define OP_MASK_MT_H 0x1 +#define OP_SH_MTACC_T 18 +#define OP_MASK_MTACC_T 0x3 +#define OP_SH_MTACC_D 13 +#define OP_MASK_MTACC_D 0x3 + #define OP_OP_COP0 0x10 #define OP_OP_COP1 0x11 #define OP_OP_COP2 0x12 @@ -331,6 +341,15 @@ struct mips_opcode "'" 6 bit unsigned immediate (OP_*_RDDSP) "@" 10 bit signed immediate (OP_*_IMM10) + MT ASE usage: + "!" 1 bit immediate at bit 5 + "$" 1 bit immediate at bit 4 + "*" 2 bit dsp/smartmips accumulator register (OP_*_MTACC_T) + "&" 2 bit dsp/smartmips accumulator register (OP_*_MTACC_D) + "g" 5 bit coprocessor 1 and 2 destination register (OP_*_RD) + "+t" 5 bit coprocessor 0 destination register (OP_*_RT) + "+T" 5 bit coprocessor 0 destination register (OP_*_RT) - disassembly only + Other: "()" parens surrounding optional value "," separates operands @@ -339,13 +358,14 @@ struct mips_opcode Characters used so far, for quick reference when adding more: "34567890" - "%[]<>(),+:'@" + "%[]<>(),+:'@!$*&" "ABCDEFGHIJKLMNOPQRSTUVWXYZ" - "abcdefhijklopqrstuvwxz" + "abcdefghijklopqrstuvwxz" Extension character sequences used so far ("+" followed by the following), for quick reference when adding more: - "ABCDEFGHI" + "ABCDEFGHIT" + "t" */ /* These are the bits which may be set in the pinfo field of an @@ -447,7 +467,7 @@ struct mips_opcode #define INSN_ISA64R2 0x00000100 /* Masks used for MIPS-defined ASEs. */ -#define INSN_ASE_MASK 0x0000f000 +#define INSN_ASE_MASK 0x0400f000 /* DSP ASE */ #define INSN_DSP 0x00001000 @@ -480,6 +500,8 @@ struct mips_opcode #define INSN_5400 0x01000000 /* NEC VR5500 instruction. */ #define INSN_5500 0x02000000 +/* MT ASE */ +#define INSN_MT 0x04000000 /* MIPS ISA defines, use instead of hardcoding ISA level. */ |