summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorKeith Packard <keithp@keithp.com>2020-01-20 22:46:34 -0800
committerCorinna Vinschen <corinna@vinschen.de>2020-01-21 10:28:35 +0100
commit954504ea1424069c7c8d34fe771a505df8b8e3e1 (patch)
treeda249a30f1b15cfedaef0bae84f327de79c85d99
parent4261a8f5cac478ee299f0feb3ae478dbf287427e (diff)
downloadcygnal-954504ea1424069c7c8d34fe771a505df8b8e3e1.tar.gz
cygnal-954504ea1424069c7c8d34fe771a505df8b8e3e1.tar.bz2
cygnal-954504ea1424069c7c8d34fe771a505df8b8e3e1.zip
riscv: Use current pseudo-instructions to access the FCSR register
Use fscsr and frcsr to store and read the FCSR register instead of fssr and frsr. Signed-off-by: Keith Packard <keithp@keithp.com>
-rw-r--r--newlib/libc/machine/riscv/ieeefp.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/newlib/libc/machine/riscv/ieeefp.c b/newlib/libc/machine/riscv/ieeefp.c
index 9094cc651..68ace0b09 100644
--- a/newlib/libc/machine/riscv/ieeefp.c
+++ b/newlib/libc/machine/riscv/ieeefp.c
@@ -15,14 +15,14 @@
static void
fssr(unsigned value)
{
- asm volatile ("fssr %0" :: "r"(value));
+ asm volatile ("fscsr %0" :: "r"(value));
}
static unsigned
frsr()
{
unsigned value;
- asm volatile ("frsr %0" : "=r" (value));
+ asm volatile ("frcsr %0" : "=r" (value));
return value;
}